



N-Channel Enhancement Mode Field Effect Transistor**FEATURES**

- 100V, 125A, $R_{DS(ON)} = 3.7 \text{ m}\Omega$ @ $V_{GS} = 10\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6

**ABSOLUTE MAXIMUM RATINGS** $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	$I_D @ R_{QJA}$	30	A
Drain Current-Continuous	$I_D @ R_{QJC}$	125	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{QJA}$	120	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{QJC}$	500	A
Maximum Power Dissipation	P_D	104	W
Single Pulsed Avalanche Energy ^e	E_{AS}	450	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	30	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{QJC}	1.2	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient ^b	R_{QJA}	20	$^\circ\text{C}/\text{W}$



CEZ03R10

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 10\text{mA}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -100\text{V}, V_{\text{GS}} = 0\text{V}$		10		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 50\text{A}$		3.1	3.7	$\text{m}\Omega$
Gate input resistance	R_g	f=1MHz,open Drain		1.2		Ω
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 50\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3875		pF
Output Capacitance	C_{oss}			725		pF
Reverse Transfer Capacitance	C_{rss}			50		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3.6\Omega$		43		ns
Turn-On Rise Time	t_r			30		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			71		ns
Turn-Off Fall Time	t_f			33		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 50\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		107		nC
Gate-Source Charge	Q_{gs}			23		nC
Gate-Drain Charge	Q_{gd}			45		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_s				80	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_s = 50\text{A}$			1.3	V
Reverse Recovery Time	T_{rr}	$V_R = 50\text{V}, I_F = 50\text{A}, dI_F/dt = 100\text{A/us}$		51		ns
Reverse Recovery Charge	Q_{rr}			56		nC

Notes :






a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board, t ≤ 10 sec.

c.Pulse Test : Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.

d.Guaranteed by design, not subject to production testing.

e.L = 1mH, $I_{AS} = 30\text{A}$, $V_{DD} = 24\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms




Figure 12. Normalized Thermal Transient Impedance Curve